Abstract-The focus of high-level built-in self-test (BIST) synthesis is register assignment, which involves system register assignment, BIST register assignment, and interconnection assignment. To reduce the complexity involved in the assignment process, existing high-level BIST synthesis methods decouple the three tasks and perform the tasks sequentially at the cost of global optimality. They also try to achieve only one objective: minimizing either area overhead or test time. Hence, those methods do not render exploration of large design space, which may result in a local optimum. In this paper, we propose a new approach to the BIST data path synthesis based on integer linear programming that performs the three register assignment tasks concurrently to yield optimal designs. In addition, our approach finds an optimal register assignment for each -test session. Therefore, it offers a range of designs with different figures of merit in area and test time. Our experimental results show that our method successfully synthesizes a BIST circuit for every -test session for all six circuits experimented. All the BIST circuits are better in area overhead than those generated by existing high-level BIST synthesis methods.
I. INTRODUCTION
H IGH-LEVEL synthesis is used to transform a behavioral description of a design into a structural implementation comprised of datapath logic and control logic [1] . There has been active research on high-level test synthesis that incorporates some testability feature(s) during high-level synthesis. High-level built-in self-test (BIST) synthesis aims to embed BIST capability for the synthesized circuits. It usually employs a BIST architecture called the parallel BIST [2] - [10] . The parallel BIST, which is based on random pattern testing, assigns a test-pattern generator and a test-data evaluator for every input-output port of a module (often combinational circuit) under test.
One of the earliest high-level BIST synthesis methods was proposed by Papachristou et al. [2] . For their method, operations and variables are assigned to a "testable functional block," which consists of input multiplexers, an arithmetic logic unit, T. Takahashi and T. J. Yamaguchi are with Advantest Laboratories, Ltd., Miyagi 989-31 Japan.
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and output registers. The objective of the assignment is to avoid self-adjacent registers (through which the input and the output of a module form a loop), which are undesirable in BIST due to high area overhead. Their method was refined later to further reduce the area overhead [3] . Avra proposed an elegant solution to avoid self-adjacent registers based on register conflict graphs [4] . Two variables of a data flow graph have conflict if they are an input and output of the same module. The merger of the two variables in a register assignment results in a self-adjacent register, and hence, it should be avoided. Parulkar et al. investigated a method that maximizes the sharing of test registers to reduce the area overhead [5] . During the register assignment phase, input and output variables of a data flow graph are merged to result in maximum sharing of the registers and to avoid self-adjacent registers. A reverse perfect vertex elimination scheme is employed to obtain maximal sharing of registers.
The above-mentioned methods focus on minimization of area overhead in BIST synthesis. For those methods, test time is not a concern in the design process and is determined from the synthesized circuit through a postprocess. To reduce test time in BIST, Harris and Orailoglu examined conditions that prevent concurrent testing of modules [6] , [7] . They identified two types of conflicts, namely, hardware conflict and software conflict. The synthesis process is guided to avoid such conflicts in the synthesized circuit. They reported that test time is reduced for example circuits (presumably at the cost of higher area overhead) through the proposed method [7] .
In our earlier work, we proposed a method that considers both area overhead and test time in the synthesis process [10] . Our method is based on the notion that the area overhead is traded with test time in BIST. Therefore, it is necessary to explore various designs with different area overhead and test time. Our method allocates signature registers first, so that the synthesized BIST circuit is guaranteed be tested in a -test session, where is and is the number of modules. The method tries to find an optimal design (which incurs the smallest area overhead) for each -test session. Hence, it explores far larger design space compared with other methods.
Integer linear programming (ILP) has been used to perform specific tasks in high-level synthesis. Hafer and Parker pioneered formulating a high-level synthesis problem into an ILP model in the early 1980s [11] . Since then, many researchers investigated ILP models to address synthesis problems [11] - [17] . Some recent works include Gebotys and Elmasry [14] and Rim et al. [15] . Gebotys and Elmasry applied an ILP to architectural synthesis where a scheduling and a module/register allocation were performed concurrently. Rim et al.presented an ILP model to solve the binding problem focusing on minimizing hardware resources (such as modules, registers, and wires) [15] . Various ILP formulations for scheduling and binding problems are available in the literature [16] . A major advantage of an ILP-based approach is that the obtained solution is optimal though computationally intensive due to the inherent nature of ILP, which involves an exhaustive search. The focus of high-level BIST synthesis is register assignment, which involves three subtasks: system register assignment, BIST register assignment, and their interconnections (called interconnection assignment). To reduce the complexity involved in the assignment process, existing high-level BIST synthesis methods decouple the three subtasks and perform them sequentially at the cost of global optimality. In this paper, 1 we propose an ILP-based method that performs the three subtasks concurrently to achieve a global optimality. We present ILP formulations for high-level BIST synthesis with an objective of minimizing the area for each -test session where is and is the number of modules. Hence, our ILP-based method tries to find optimal (in area) BIST circuits of which a BIST circuit for a -test session tests the entire modules in exactly subtest sessions. Hence, like our earlier method presented in [10] , our ILP-based method offers a range of designs with different figures of merit in area and test time. Our experimental results show that the proposed approach successfully synthesizes BIST circuits for each test session for all six circuits experimented. All the BIST circuits are better in area overhead than those generated by existing BIST synthesis methods.
We assume that readers understand basics of ILP. Otherwise, readers may refer to [16] . This paper is organized in the following manner. In Section II, we briefly explain an ILP model for high-level synthesis and describe necessary terms. In Section III, we describe the proposed ILP formulations for register and interconnection assignments. Section IV contains experimental results for our method and compares its performance to that of other BIST synthesis methods. Section V concludes this paper.
II. BACKGROUND
High-level synthesis is a process of transforming a behavioral description into a structural description comprised of datapath logic and control logic [1] . A behavioral description is converted into a data flow graph (DFG) first. Then operations are scheduled in clock cycles (scheduling), hardware modules are assigned to operations (module assignment), and registers are assigned to input and output variables (register assignment). Among the three operations, register assignment has the greatest impact on the parallel BIST and hence is the subject of this paper. In this paper, we consider DFG's in which scheduling and module assignment have been completed.
We illustrate an ILP model for high-level synthesis and describe necessary terms to understand our high-level BIST synthesis. All examples given in this section are for the DFG and datapath given in Fig. 1 . Note that scheduling and module assignment have been completed for the DFG.
Gray lines in the DFG denote clock cycle boundaries called control steps. All input and output variables on a clock boundary should be stored in registers. In other words, a register should be assigned to each input or output variable; this process is called register assignment. If two variables overlap at a control step, the two variables are incompatible. Two incompatible variables should be assigned to two different registers. The data path in Fig. 1(b) is obtained under a register assignment: , , and . The horizontal crossing of a control step is the number of variables for the control step. Therefore, the minimum number of registers required for the synthesis of a DFG is equal to the maximal horizontal crossing of the DFG. For example, the horizontal crossing of control step 0 and of control step 1 is three and is maximal for the DFG. Hence, the minimum number of registers required for the synthesis of the DFG is three. The minimum number of modules necessary for a type of operation is directly obtained from the maximum currency of the operation. For example, if the maximum number of multiplication operations performed between any two consecutive clock steps is three for a DFG, then at least three multipliers are needed to synthesize the DFG. The datapath logic in Fig. 1(b) contains the minimum number of registers (three) and the minimum number of modules (two). We assume that the numbers of registers and modules to be used for the synthesis of a DFG are known a priori.
A. Integer Linear Programming
The following nomenclatures are defined for a DFG and are used for our ILP model described in this paper.
1)
is the set of operations:
is the set of variables: . 3) is the label of an input port of an operation. The leftmost input port is labeled as 0, the next right port as 1, and so on. An input port is designated by its label. 4) is the set of input ports for an operation and .
5)
is the set of ordered triples defined for the inputs of all operations where is an operation, is an input port of the operation, and is the variable on the input port , ,
is the set of ordered doubles defined for the outputs of all operations where is an operation and is the output variable of the operation: . 7) is the set of control steps: . 8)
is the set of constants: . The following nomenclatures are defined for a datapath logic to be synthesized from a data flow graph. Input ports of modules are labeled in the same manner as those of operators.
1)
is the set of the registers:
is the set of modules:
is the set of input ports of a module where and . 
A binary variable is 1 only when a variable (operation)
is assigned to a register (module) and is 0 otherwise. Each variable (operation) should be assigned to only one register (module). Hence
From (1) and (2), we have the following set of equations:
If a variable is used to perform a necessary operation at a control step, the variable is called active at the control step. A binary constant is 1 only when a variable (operation) is active at a control step and is 0 otherwise. For example, and for the control step 0. Each active variable (operation) at a control step should be assigned to a different register (module). Hence (3) A binary variable is 1 only if there is an interconnection, i.e., a wire, between a register to an input port of a module and is 0 otherwise. Let us consider a necessary interconnection for an edge . Suppose that the variable and the module are assigned to a register and a module , respectively. The existence of an edge between and necessitates an interconnection between and the input port of . Hence, the variable should be 1. The relationship can be represented as (4) From (4), the following set of equations is obtained for the interconnections for and :
Similarly, a binary variable is 1 only if there is an interconnection between the output of a module to a register and is 0 otherwise. The constraint is represented as (5) Commutative operations, in which the two input ports can be swapped, are modeled as follows [15] . Inputs are applied to input ports of the operation through pseudoinput ports. Let a binary variable if a connection exists between a pseudoinput port and an input port of an commutative operation . All the possible connections between the pseudoand original inputs for operation 8 are shown in Fig. 2 .
The constraints for commutative operations can be written as
From (6) and (7), the constraints for operation 8 are obtained as
The above set of equations excludes the illegal connections shown in Fig. 2(b) . Hence, if a module is commutative, the constraints for interconnection can be written as (8) A synthesis procedure solves the above set of equations under a cost function such as area. The datapath in Fig. 1(b) is optimal in terms of the number of components and interconnections.
B. BIST Synthesis and Test Registers
A high-level BIST synthesis for the parallel BIST architecture needs to assign a test-pattern generator to each input port of a module and a signature register to the output of the module. Two constraints are imposed in our BIST synthesis (and in most BIST synthesis systems). First, test-pattern generators and signature registers are reconfigured from existing system registers. In other words, all test registers function as system registers during normal operation. Second, extra paths are not added for testing. It can be seen easily that the constraints can be met through reconfiguration of existing registers into four different types of test registers described below.
A system register may be converted into one of four different types of test registers: a test-pattern generator (TPG), a multiple input signature register (short for signature register), a built-in logic block observer (BILBO) [18] , or a concurrent BILBO (CBILBO) [19] . If a register should be a TPG and a signature register (SR) at the same subtest session, it should be reconfigured as a CBILBO. If a register should behave as a TPG and an SR, but not at the same time, it should be reconfigured as a BILBO. Reconfiguration of a register into a CBILBO requires double the number of flip-flops of the register. Hence, it is expensive in hardware costs.
A TPG can be shared between modules as long as each input of a module receives test patterns from different TPG's. (Application of the same test patterns to two or more inputs of a module does not achieve a high fault coverage due to the dependence of test patterns.) However, an SR cannot be shared between modules tested in the same subtest session. Therefore, the number of subtest sessions necessary for a test session is usually determined by the number of modules sharing the same SR.
Consider a DFG in which all operators are assigned to modules. Through an appropriate register assignment, it is possible that the modules can be tested at least once using exactly subtest sessions where is . Test registers are reconfigured to TPG's and/or SR's in each subtest session, and a subset of modules is tested in a subtest session. When a BIST design is intended to test all of the modules in subtest sessions, we say that the BIST design is for a -test session. As extreme cases, BIST design for one-test session tests all modules in one subtest session, while a BIST design for -test session tests only one module in each subtest session.
III. PROPOSED ILP FORMULATIONS
Our method is concerned with register and interconnection assignments to embed the parallel BIST structure for a given DFG in which scheduling and module assignment have been completed. The proposed ILP formulations are for BIST register and interconnection assignments. The BIST register assignment includes system register assignment, since any register that is not assigned to a BIST register (such as SR, TPG, BILBO, and CBILBO) should be a system register. The ILP formulations are solved to minimize an objective function for each -test session, in our case, hardware area in terms of the number of transistors.
While existing BIST synthesis methods perform system register assignments, BIST register assignments, and interconnection assignments sequentially (at the cost of global optimality), our method performs the three assignment tasks concurrently through exhaustive search. Hence, our method finds an optimal (in area) BIST design for each -test session, where is and is the number of modules of the DFG. In other words, our method generates optimal BIST designs, where each design tests the entire modules in subtest sessions.
In the following, we present ILP formulations for BIST register assignments and interconnection assignments-multiplexer assignments, which are derived directly from interconnection assignments. We also describe the objective function for our ILP model and discuss a method to reduce the search space.
A. Interconnection Assignment
Interconnections are not assigned explicitly but are determined directly from register (and module) assignments. In this section, we describe constraints for register assignments in perspective of interconnections.
One of the constraints for the proposed BIST synthesis is not to add extra paths dedicated for testing (refer to Section II-B). A straightforward minimization of a cost function may create adverse paths in the synthesized data path. In order to prevent such adverse paths, it is necessary to impose some constraints as described below.
An interconnection from a register to an input port of a module is allowed (if and) only if there exists an edge between at least one variable assigned to the register and at least one operation assigned to the module. In other words, a binary variable is 1 only if there is at least one edge in the DFG such that is assigned to and is assigned to . Using an auxiliary binary variable , the condition can be formulated as follows for noncommutative modules:
Upon , (9) requires at least one auxiliary binary variable to be 1. From (10), the auxiliary variable can be 1 only if , , and . Therefore, the two equations guarantee the existence of an edge between the variable and the input port of the operation if . It should be noted that the replacement of the auxiliary variable in (10) with , as shown in (11), fails to work, since it requires every variable and every operation of an edge to be assigned to and , respectively
If a module is commutative, we should consider the mapping between the pseudoinput port to the input port . Hence, (12) should replace (10) for a commutative operation (12) Similarly, if there is an interconnection from a module to a register , i.e., , the following formulas guarantee the existence of an edge from an operation to a variable such that and are assigned to and , respectively. In the formulas, is an auxiliary binary variable
B. Multiplexer Assignment
Like interconnections, multiplexers are not assigned explicitly but are implied through the register assignments. We describe identification of multiplexer sizes for registers and modules in the following.
Let an integer variable represent the number of wires connected to an input of a register . In other words, the variable represents the number of the multiplexer inputs attached at the input of a register . Similarly, an integer variable represents the size of the multiplexer attached to an input port of a module . The process is formulated in (15) and (16) 
C. BIST Register Assignment
The proposed method tries to find an optimal BIST circuit for each -test session. Two notations are used in the subsection. A variable labels a subtest session (which tests a subset of modules) performed during a -test session, where . A set is defined as the set of subtest sessions, which is for a -test session. We present ILP formulas for BIST register assignments in the following.
Consider a partial datapath given in Fig. 3 . It has two modules, M3 and M4. So the datapath, when registers are properly reconfigured for BIST, can be tested in one test session or two test sessions. Therefore, for the 1-test session, and for the 2-test session.
1) Signature Register Assignment:
In this section, we formulate the assignment of SR's for our ILP model. All examples given in this subsection refer to the datapath in Fig. 3 . A binary variable is 1 only if a register is reconfigured as the SR for a module in a subtest session. Otherwise, the variable is 0. A register , when reconfigured to an SR, can test a module only if there is an interconnection from the module and the register . Hence, the following condition should hold: (19) We illustrate the case of the two-test session, in which . There are eight variables (i.e., , and for and , and for ) to be considered. Among the eight variables, the above equation sets two variables, and , to zero since . In other words, register R1 cannot be reconfigured as an SR for module M4 in either subtest session.
The next condition is that each module should be tested only once in a subtest session during the entire -test session. Thus (20) From (20) , the following set of equations ise obtained for module M3 and module M4:
Finally, although an SR may be shared by several modules during testing, it should not be shared in the same subtest session. Hence (21) For register R0 under the two-test session, (21) yields for and for . 
2) Test-Pattern Generator Assignments:
In this section, we formulate the assignment of TPGs. All the illustrations given in this section refer to Fig. 4 . Note that the datapath can be tested in a one-test session or a two-test session.
A binary variable is 1 only if a register is the TPG for an input port of a module in a subtest session. As for the case of the SR assignment, a TPG needs a connection from the register and the input of the module. Each input port of a module needs only one TPG for the entire -test session. The following two equations specify the condition:
From (22), we need to consider only ten variables, , and for and , and for for the datapath. All other binary variables are set to zero due to the lack of interconnections. Equation (23) yields the following equations for module M3: and . All TPGs assigned to the inputs of a module and the SR of the module should be active in the same sub-test session, as specified below (24) (25) For example, for module M3 under from (24) , and from (25).
Finally, a TPG should not be shared between the two input ports of a module. This requirement is necessary to achieve high fault coverage. Thus (26) 3) BILBO and CBILBO Assignment: To formulate the BILBO and CBILBO assignment, we need to define a binary variable . A binary variable is 1 when is at least 1 and is 0 otherwise, where is a binary variable. In other words, the variable is the OR operation of all s. A variable is formulated as follows: (27) where is a constant equal to the number of s. For example, let ,
, have values , , and . Then, is three and is 1. The variable should be 1 to satisfy (27) . is 0 only if all s are zero.
We describe a condition that requires a register to be reconfigured into a BILBO or a CBILBO first. Then, we elaborate the case where the register should be reconfigured into only a CBILBO. A binary variable is 1 only when a register is used as a TPG (an SR) in at least one subtest session. If both and are 1, then the register should be reconfigured into a BILBO or a CBILBO. Equation (28) In the above, we identified the case where a register should be a BILBO or a CBILBO. We refine the case next. If a register is used as a TPG and an SR in the same subtest session , the register should be reconfigured as a CBILBO. Otherwise, it should be a BILBO. First, let us check the case for a TPG. A binary variable is 1 if a register is used as a TPG in a subtest session and is 0 otherwise. It is formulated as (32) Note that a binary variable is set to 1 only if a register is the TPG for an input port of a module in a subtest session. Hence, (32) sets the binary variable to 1 if a register is a TPG of any module in a subtest session .
Next, let us check the case for an SR. A binary variable is 1 if a register is used as an SR in a subtest session and is 0 otherwise. The formulation is (33) Note that a binary variable is 1 only if a register is used as the SR for a module in the subtest session. Hence, (33) sets the binary variable to 1 if a register is used as an SR for any module in a subtest session .
Equations (34) 
4) Constants:
Coefficients (such as in digital filters or signal-processing applications) are usually constants. An operation in a DFG may receive constant values on an input port. If an input port of a module is connected to only one constant, it is usually hardwired to necessary constant logic values. The hardwired input port is resolved into the logic during the optimization process of a logic synthesis. So it is unnecessary to connect a TPG for the input port.
However, if an input port receives more than one constant, the input port is unlikely to be removed during the logic synthesis. Since the input port is not connected to any variable in the DFG, there is no register to be reconfigured into a TPG for the input port. To achieve a high fault coverage, it is necessary to add an extra TPG to the input port or to add an extra path to an existing TPG. Therefore, a case in which an input port is connected to only constants should be avoided in the assignment process if possible.
To avoid such a case, we introduce a new binary variable . The variable is 1 only if a constant needs to be reconfigured into a TPG for an input port of a module in a subtest session. Thus, (22)-(25) need to be modified as follows: (22 ) (23 ) (24 ) (25 ) By assigning a high cost in setting to 1, the case can be avoided if possible.
D. Objective Function
The objective of an ILP is to minimize an objective function, i.e., cost function, for the ILP formulations. The cost function to be minimized for the proposed ILP model represents hardware area (in terms of transistor count) and is given below where and are the number of system registers, SR's, TPG's, BILBO's, CBILBO's, and -input multiplexers, respectively. A variable is the number of constants that should be reconfigured into TPG's. Weights and are the number of transistors for the corresponding hardware. The weight is the cost for constants. We assign a large number greater than any other weight to avoid, if possible, the case in which a port needs an extra TPG or an extra wire to an existing TPG.
To compute the value (cost) of the objective function, it is necessary to compute the number of individual registers, BIST registers, and multiplexers. They are readily calculated by summing up the related binary variables as shown below.
1) Number of CBILBOs:
2) Number of BILBOs:
3) Number of SRs:
4) Number of TPGs:
(40)
5) Number of Unconfigured System Registers:
where represents the minimum number of registers necessary for the given DFG.
6) Number of Constants to be Reconfigured as TPG:
(42)
7) Number of -Input Multiplexers:
Note that the summation of variables in (38) includes the number of CBILBO's . Thus, is subtracted from the summation in (37). When summing and variables in (39) and (40), the numbers of CBILBO's and of BILBO's are also counted. Therefore, the two numbers are subtracted in the according equations.
E. Reduction of the Search Space
An ILP allows one to describe the problem formally and to obtain an optimal solution. However, an ILP method can be applied to small-or medium-range problems since the complexity of an ILP problem grows rapidly with the problem size. Hence, it is often necessary to employ a measure to reduce the problem size, equivalently the search space. We describe our method for the reduction of the search space for the proposed ILP model.
A register assignment in high-level synthesis is to assign a subset of compatible variables into a register. Therefore, incompatible variables are assigned to different registers. Consider two incompatible variables and and two registers and . There are two possible register assignments and . The two assignments are isomorphic for our ILP model. Hence, an arbitrary selection of the two assignments does not affect the quality of the solution, but it reduces the search space by half. For the case of incompatible variables, an arbitrary assignment of the variables into registers reduces the search space by .
We employ the above method for our ILP model to reduce the search space. We scan each control step to identify the maximal horizontal crossing of the DFG. Then we assign all the variables (that are incompatible) on the control step to registers arbitrarily. The method is simple yet highly effective.
IV. EXPERIMENTAL RESULTS
In this section, we present experimental results on the performance of our proposed method, called ADVBIST. We also compare the performance of ADVBIST with three other BIST synthesis methods: RALLOC, proposed by Avra; BITS, proposed by Parulkar et al.; and our previous method, ADVAN [4] , [5] , [10] . We implemented all other three BIST synthesis methods (ADVAN, RALLOC, and BITS) in the C language. For the implementation of RALLOC and BITS, we followed the algorithms presented in [4] and [5] , respectively. We used a commercial ILP solver CPLEX to solve the ILP formulations of AD-VBIST [23] .
A. Background
We measured the performance of the four BIST synthesis systems for six data flow graphs, which are widely adopted for benchmarking high-level BIST synthesis. The data flow graphs include the ones studied by Tseng and Siewiorek, called tseng, and by Paulin and Knight, called paulin [20] , [21] . The other four data flow graphs are a sixth-order finite impulse response filter, a third-order infinite impulse response filter, a four-point discrete cosine transformation circuit, and a six-tap wavelet filter. We adopted the scheduling and module assignment from [4] for tseng and paulin. The other four data flow graphs were synthesized using HYPER [22] . The width of the datapath logic is eight for all the circuits. Details of the circuits are shown in Table I . Column headings of the table are described below: ckt name of the circuit; var number of variables in the DFG; const number of constants in the DFG; op number of operations in the DFG; reg minimum number of necessary registers (equivalent to the maximal horizontal crossing); modules minimum number and types of necessary modules. In this paper, the area of a circuit is represented by the transistor count of registers and multiplexers in the circuit. The datapath logic of a circuit is not considered in the transistor count. The number of transistors in test registers and multiplexers is based on the circuits of [18] and [19] and is given in Table II . In the table, #Trs and #MuxIn denote the number of transistors and the number of multiplexer inputs, respectively. Note that the transistor counts of registers and multiplexers are the weights of our objective function described in Section III-D.
The reference circuits, which were used to measure the area overhead of BIST designs, were obtained through an ILP for datapath synthesis. The objective function for the datapath synthesis is the same as that used for our BIST synthesis except that the number of test registers is set to zero. Hence the reference circuits are optimal in area.
B. Experimental Results
We conducted experiments for the proposed method. The objectives of our experiments were: 1) to measure the performance of the proposed method; 2) to demonstrate that the proposed approach is practical in terms of processing time; 3) to examine the relationship between area and test time in high-level BIST synthesis. We set a limit on the execution time, which is 24 CPU hours, in running the ILP solver. Hence a solution may not be optimal if obtained without searching all the possible solution space due 16 circuits are optimal (i.e., minimal) in area, and the four circuits of dct4 may not be optimal. The area overhead of ADVBIST ranges from 11 to 46%. Since the area overhead of a circuit is calculated without considering the area for the datapath logic modules, the actual area overhead will be much lower than the ones presented in the table. For example, the area overhead of paulin is 37.5% for . Circuit paulin contains one 8-bit adder, one 8-bit subtractor, and two 8 8 multipliers. If a ripple-carry adder, a ripple-carry subtractor, and two array multipliers are used to implement the circuit, the actual area overhead will be reduced to about 15.9%. Therefore, the area overhead of ADVBIST is small to moderate for all six circuits. Note that the area overhead of the 16 optimal BIST designs is minimal and cannot be reduced any further.
As was already investigated in our previous work [10] , the experimental results confirm that the area and the test time are traded in high-level BIST synthesis. Excluding dct4 (whose BIST circuits may not be optimal), the area overhead of a BIST design reduces monotonically with the increase in the number of test sessions. The rate of reduction is the largest from to and is smaller for a larger . For three circuits, paulin, iir3, and wavelet6, the area overhead is the same or nearly the same for and . For such circuits, it is better to choose due to shorter testing time. It is a good idea to avoid testing the entire modules in a small number of (one or two) test sessions if the area overhead is a major concern. However, an excessively large number of test sessions wastes testing time without saving the area, which necessitates the exploration of various BIST designs with a different number of test sessions.
We compare the performance of ADVBIST with three other BIST synthesis systems, ADVAN, RALLOC, and BITS [4] , [5] , [10] . To make the comparison meaningful, the six data flow graphs used in the experiment employed the same scheduling and the same module assignment for all four BIST systems. The performance of the four high-level BIST synthesis systems is presented in Table IV . The table shows the case in which the number of test sessions is maximal for a given circuit. The number of test sessions for a circuit is given under the circuit name in the table. Entries in bold face are the optimal BIST designs in terms of area.
From the table, ADVBIST performs better than the other systems in area overhead for all circuits. Since five of the six BIST circuits of ADVBIST are optimal in area, they are expected to be better than other designs. However, even the nonoptimal BIST circuit for dct4 is better than other designs. For some circuits, area overhead of ADVBIST is substantially less than that for the other methods. For example, the area overhead of ADVBIST is 11% for wavelet6, while for the other methods it is in the range of 27-45%. It should be pointed out that ADVBIST and our previous method ADVAN do not add any additional registers. However, RALLOC needs one additional register for fir6, iir3, and wavelet6, while BITS requires one additional register for dct4. The addition of registers incurs large area overhead, as can be seen in Table IV. Close examination of the BIST circuits reveals that the better performance of ADVBIST is largely due to less multiplexer area. The total number of BIST registers is more or less the same for the four BIST systems because all inputs and the output of each module need BIST registers. However, the number of multiplexers and the size of individual multiplexers are sensitive to the BIST register assignment, which differentiates essentially the four BIST synthesis systems.
In summary, ADVBIST successfully synthesized BIST circuits for all test sessions for all six circuits. Among 20 BIST circuits synthesized, 16 circuits are minimal in area overhead. ADVBIST performs better in area overhead for all the circuits than the three other BIST synthesis systems, and it performs far better for two circuits. The processing time ranges from several minutes to 24 h, which is tolerable for those circuits.
The six circuits used in the experiments are rather data-intensive. Control-intensive circuits tend to have simple datapaths but complex control circuitry. Hence, ADVBIST, as well as other existing methods, would perform well on control-intensive circuits due to small datapath size. Therefore, the advantage of the ADVBIST over other methods may be insignificant for control-intensive circuits.
V. SUMMARY The focus of high-level BIST synthesis is register assignment, which involves system register assignment, BIST register assignment, and interconnection assignment. To reduce the complexity involved in the assignment process, existing high-level BIST synthesis methods decouple the three tasks and perform the tasks sequentially at the cost of global optimality. They also try to achieve only one objective, minimizing either area overhead or test time. Hence, those methods do not render explo- ration of large design space, which may result in a local optimum.
In this paper, we propose a new approach based on integer linear programming that performs the three register assignment tasks concurrently to yield optimal designs. In addition, our approach finds an optimal register assignment for each -test session. Therefore, it offers a range of designs with different figures of merit in area and test time.
Our experimental results show that our method successfully synthesized BIST circuits for every -test session for all six circuits experimented. Among 20 BIST circuits, 16 circuits are minimal in area overhead. Our method performs better for all circuits in area overhead than the other three BIST synthesis systems. Finally, our method is highly flexible, as it can readily optimize the BIST design for other criteria, such as delay, by providing a different cost model.
The major limitation of the proposed method lies in the long processing time for large designs. Hence, our method in its current form is impractical for large industry circuits. Recently, we have investigated a new heuristic method to address the problem [24] . The heuristic partitions a given data flow graph into smaller regions based on control steps and applies the ILP for each region successively. The heuristic reduces the processing time by several orders of magnitude, while the quality of the solution is slightly compromised. When the heuristic is employed in our method, it should be able to handle large industry circuits. 
